An RDL Modeling and Thermo-Mechanical Simulation Method of 2.5D/3D Advanced Package Considering the Layout Impact Based on Machine Learning
-
Published:2023-07-30
Issue:8
Volume:14
Page:1531
-
ISSN:2072-666X
-
Container-title:Micromachines
-
language:en
-
Short-container-title:Micromachines
Author:
Wu Xiaodong1, Wang Zhizhen1, Ma Shenglin1ORCID, Chu Xianglong1, Li Chunlei1, Wang Wei2, Jin Yufeng3, Wu Daowei4
Affiliation:
1. Department of Mechanical & Electrical Engineering, Xiamen University, Xiamen 361005, China 2. School of Integrated Circuits, Peking University, Beijing 100871, China 3. School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen 518055, China 4. Xi’an Microelectronic Technology, Xi’an 710071, China
Abstract
The decreasing-width, increasing-aspect-ratio RDL presents significant challenges to the design for reliability (DFR) of an advanced package. Therefore, this paper proposes an ML-based RDL modeling and simulation method. In the method, RDL was divided into blocks and subdivided into pixels of metal percentage, and the RDL was digitalized as tensors. Then, an ANN-based surrogate model was built and trained using a subset of tensors to predict the equivalent material properties of each block. Lastly, all blocks were transformed into elements for simulations. For validation, line bending simulations were conducted on an RDL, with the reaction force as an accuracy indicator. The results show that neglecting layout impact caused critical errors as the substrate thinned. According to the method, the reaction force error was 2.81% and the layout impact could be accurately considered with 200 × 200 elements. For application, the TCT maximum temperature state simulation was conducted on a CPU chip. The simulation indicated that for an advanced package, the maximum stress was more likely to occur in RDL rather than in bumps; both RDL and bumps were critically impacted by layouts, and RDL stress was also impacted by vias/bumps. The proposed method precisely concerned layout impacts with few resources, presenting an opportunity for efficient improvement.
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference44 articles.
1. Huang, P.K., Lu, C.Y., Wei, W.H., Chiu, C., Ting, K.C., Hu, C., Tsai, C.H., Hou, S.Y., Chiou, W.C., and Wang, C.T. (July, January 1). Wafer Level System Integration of the Fifth Generation CoWoS®-S with High Performance Si Interposer at 2500 Mm2. Proceedings of the 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), Virtual. 2. Ingerly, D.B., Enamul, K., Gomes, W., Jones, D., Kolluru, K.C., Kandas, A., Kim, G.-S., Ma, H., Pantuso, D., and Petersburg, C.F. (2019, January 9–11). Foveros: 3D Integration and the Use of Face-to-Face Chip Stacking for Logic Devices. Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA. 3. (2023, June 28). SAMSUNG, X-Cube Technology. Available online: https://semiconductor.samsung.com/us/foundry/advanced-package/. 4. SoIC_H Technology for Heterogeneous System Integration;Yu;IEEE Trans. Electron. Devices,2022 5. (2023, June 28). TSMC-SoIC. Available online: https://3dfabric.tsmc.com/english/dedicatedFoundry/technology/SoIC.htm#SoIC_CoW.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Literature Review: Global Criticality Assessment Based on Feature Surrogates at the PCBA Levels;2024 25th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE);2024-04-07 2. Warpage Optimization of Package Substrates Using Metamodels - A Review;2024 25th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE);2024-04-07
|
|