Author:
Huang P. K.,Lu C. Y.,Wei W. H.,Chiu Christine,Ting K. C.,Hu Clark,Tsai C.H.,Hou S. Y.,Chiou W. C.,Wang C. T.,Yu Douglas
Cited by
45 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. System technology co-optimization for advanced integration;Nature Reviews Electrical Engineering;2024-09-02
2. Warpage Prediction and Optimization for Wafer-Level Glass Interposer Packaging;IEEE Transactions on Components, Packaging and Manufacturing Technology;2024-08
3. Review of chiplet-based design: system architecture and interconnection;Science China Information Sciences;2024-07-19
4. Waferscale Network Switches;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
5. 3.5D Advanced Packaging Enabling Heterogenous Integration of HPC and AI Accelerators;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28