Author:
Dey Sagnik,Kang Sangwoo,Banerjee Sanjay K.
Reference133 articles.
1. Aberg, I., Olubuyide, O., Chléirigh, C.N., et al., 2004. Electron and hole mobility enhancements in sub-10 nm thick strained-silicon directly on insulator fabricated by a bond and etch-back technique. In: Proceedings of the Symposium on VLSI Technical Digest, pp. 52–53.
2. Germanium-on-insulator (GeOI) substrates – A novel engineered substrate for future high performance devices;Akatsu;Materials Science in Semiconductor Processing,2006
3. A simple model for threshold voltage of surrounding-gate MOSFET’s;Auth;IEEE Electron Device Letters,1998
4. Bae G., Bae D.I., Kang M., et al., 2018. 3 nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications. In: Proceedings of the IEEE International Electron Devices Meeting (IEDM) Technical Digest, pp. 28.7.1–28.7.4.
5. Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance;Balestra;IEEE Electron Device Letters,1987