Author:
Appiah Kofi,Hunter Andrew,Dickinson Patrick,Meng Hongying
Subject
Computer Vision and Pattern Recognition,Signal Processing,Software
Reference37 articles.
1. K. Appiah, A. Hunter, A single-chip FPGA implementation of real-time adaptive background model, in: IEEE International Conference on Feild-Programmable Technology, 2005.
2. K Appiah, A. Hunter, P. Dickinson, J. Owens, A run-length based connected component algorithm for FPGA implementation, in: IEEE International Conference on Feild-Programmable Technology, 2008.
3. E. Ashari, FPGA implementation of real-time adaptive image thresholding, in: SPIE – The International Society for Optical Engineering, December 2004.
4. Alvaro Bayona, Juan Carlos SanMiguel, Jose M. Martinez, Comparative evaluation of stationary foreground object detection algorithms based on background subtraction techniques, in: IEEE Conference on Advanced Video and Signal Based Surveillance, 2009, pp. 25–30.
5. Y. Benezeth, P.M. Jodoin, B. Emile, H. Laurent, C. Rosenberger, Review and evaluation of commonly-implemented background subtraction algorithms, in: 19th International Conference on Pattern Recognition, ICPR, 2008, pp. 1–4.
Cited by
34 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献