An FPGA Accelerator for High-Speed Moving Objects Detection and Tracking With a Spike Camera

Author:

Zhu Yaoyu1,Zhang Yu23,Xie Xiaodong4,Huang Tiejun5

Affiliation:

1. School of Electronic Engineering and Computer Science, Peking University, Beijing 100871, China yaoyu.zhu@pku.edu.cn

2. School of Electronic Engineering and Computer Science, Peking University, Beijing 100871, China

3. Beijing Academy of Artificial Intelligence, Beijing 10084, China yuzhang2.liu@gmail.com

4. School of Electronic Engineering and Computer Science, Peking University, Beijing 100871, China donxie@pku.edu.cn

5. School of Electronic Engineering and Computer Science, Peking University, Beijing 100871, China tjhuang@pku.edu.cn

Abstract

Abstract Ultra-high-speed object detection and tracking are crucial in fields such as fault detection and scientific observation. Existing solutions to this task have deficiencies in processing speeds. To deal with this difficulty, we propose a neural-inspired ultra-high-speed moving object filtering, detection, and tracking scheme, as well as a corresponding accelerator based on a high-speed spike camera. We parallelize the filtering module and divide the detection module to accelerate the algorithm and balance latency among modules for the benefit of the task-level pipeline. To be specific, a block-based parallel computation model is proposed to accelerate the filtering module, and the detection module is accelerated by a parallel connected component labeling algorithm modeling spike sparsity and spatial connectivity of moving objects with a searching tree. The hardware optimizations include processing the LIF layer with a group of multiplexers to reduce ADD operations and replacing expensive exponential operations with multiplications of preprocessed fixed-point values to increase processing speed and minimize resource consumption. We design an accelerator with the above techniques, achieving 19 times acceleration over the serial version after 25-way parallelization. A processing system for the accelerator is also implemented on the Xilinx ZCU-102 board to validate its functionality and performance. Our accelerator can process more than 20,000 spike images with 250 × 400 resolution per second with 1.618 W dynamic power consumption.

Publisher

MIT Press - Journals

Subject

Cognitive Neuroscience,Arts and Humanities (miscellaneous)

Reference45 articles.

1. Synaptic computation;Abbott;Nature,2004

2. Synaptic depression and cortical gain control;Abbott;Science,1997

3. What can neuromorphic event-driven precise timing add to spike-based pattern recognition?;Akolkar;Neural Computation,2015

4. Validity of the single processor approach to achieving large scale computing capabilities;Amdahl,1967

5. Accelerated hardware video object segmentation: From foreground detection to connected components labelling;Appiah;Computer Vision and Image Understanding,2010

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Towards human-leveled vision systems;Science China Technological Sciences;2024-07-30

2. An FPGA implementation of Bayesian inference with spiking neural networks;Frontiers in Neuroscience;2024-01-05

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3