1. Pretet J, Ohata A, Dieudonne F, Allibert F, Bresson N, Matsumoto T, et al. Scaling issues for advanced SOI devices: gate oxide tunneling, thin buried oxide, and ultra-thin films. In: 7th International symposium silicon nitride and silicon dioxide thin insulating films, Paris, France, 2003. Electrochemical Society Proceedings, vol. 2003-02, Pennington (USA); 2003. p. 476–87.
2. Frontiers of silicon-on-insulator;Celler;J Appl Phys,2003
3. Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs;Lim;IEEE Trans Electron Dev,1983
4. Electrical characterization of silicon-on-insulator materials and devices;Cristoloveanu,1995
5. Schred Simulation Tool, www.nanohub.org.