Author:
Burignat S.,Flandre D.,Md Arshad M.K.,Kilchytska V.,Andrieu F.,Faynot O.,Raskin J.-P.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference35 articles.
1. Vandooren A, Jovanovic D, Egley S, Sadd M, Nguyen B-Y, White B, et al. Scaling assessment of fully-depleted SOI technology at the 30 nm gate length generation. In: Proceedings of IEEE international SOI conference; 2002. p. 25–7.
2. Controlling short-channel in deep-submicron SOI MOSFET’s for improved reliability: a review;Chaudhry;IEEE Trans Dev Mater Reliab,2004
3. Nanoscale FD/SOI CMOS: thick or thin BOX?;Trivedi;IEEE Electron Dev Lett,2005
4. Integration of buried insulators with high thermal conductivity in SOI MOSFET’s: thermal properties and short channel effects;Bresson;Solid State Electron,2005
5. Burignat S, Flandre D, Kilchytska V, Andrieu F, Faynot O, Raskin J-P. Substrate effects in sub-32 nm ultra thin SOI MOSFET’s with thin buried oxide. In: Euro SOI 2009 – conference proceedings; 2009. p. 27–8.
Cited by
31 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献