Author:
Paz Bruna Cardoso,Cassé Mikaël,Barraud Sylvain,Reimbold Gilles,Vinet Maud,Faynot Olivier,Pavanello Marcelo Antonio
Funder
CNPq and São Paulo Research Foundation (FAPESP)
SUPERAID7
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference26 articles.
1. Colinge JP, Gao MH, Romano-Rodriguez A, Maes H, Claeys C. Silicon-on-insulator ‘gate-all-around device’. In: Electron devices meeting, 1990. IEDM ’90. Technical Digest., International; 1990. p. 595–8.
2. Coquand R, et al. Scaling of high-k/metal-gate Trigate SOI nanowire transistors down to 10nm width. In: 2012 13th International conference on Ultimate Integration on Silicon (ULIS); 2012. p. 37–40.
3. Considerations for ultimate CMOS scaling;Kuhn;IEEE Trans Electron Dev,2012
4. Coquand R, et al. Strain-induced performance enhancement of tri-gate and omega-gate nanowire FETs scaled down to 10nm Width. In: 2012 Symposium on VLSI Technology (VLSIT); 2012. p. 13–4.
5. Mertens H, et al. Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates. In: 2016 IEEE symposium on VLSI technology; 2016. p. 1–2.