1. K.-T. Park, Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s high-speed programming, in IEEE International Solid-State Circuits Conference, Digest Technical Papers, Feb 2014, pp. 334–335.
2. W. Jeong, 128 Gb 3b/cell V-NAND flash memory with 1 Gb/s I/O rate, in IEEE International Solid-State Circuits Conference, Feb 2015, pp. 130–131.
3. D. Kang et al., 256 Gb 3b/Cell V-NAND flash memory with 48 stacked WL layers, in IEEE International Solid-State Circuits Conference, Digest Technical Papers, Feb 2016, pp. 130–131.
4. “Bit cost scalable technology with punch and plug process for ultra high density flash memory”;Tanaka;VLSI Symp Tech Dig,2007
5. “Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra-high density storage devices”;Katsumata,2009