Author:
Fenouillet-Beranger C.,Denorme S.,Perreau P.,Buj C.,Faynot O.,Andrieu F.,Tosti L.,Barnola S.,Salvetat T.,Garros X.,Cassé M.,Allain F.,Loubet N.,Pham-Nguyen L.,Deloffre E.,Gros-Jean M.,Beneyton R.,Laviron C.,Marin M.,Leyris C.,Haendler S.,Leverd F.,Gouraud P.,Scheiblin P.,Clement L.,Pantel R.,Deleonibus S.,Skotnicki T.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. Fully-depleted SOI technology using high-k and single metal gate for 32nm node LSTP applications featuring 0.179μm2 6T-SRAM bitcell;Fenouillet-Beranger;IEDM Tech Digest,2007
2. C. Gallon et al. Ultra-thin fully depleted SOI device with thin BOX, ground plane and strained liner booster. In: IEEE international SOI conference; 2006. p. 17–8.
3. M. Fujiwara et al. Impact of BOX scaling on 30nm gate length FD SOI MOSFETs. In: IEEE international SOI conference; 2005. p. 180–2.
4. C. Fenouillet-Beranger et al. Requirements for ultra-thin-film devices and new materials on CMOS roadmap. In: IEEE international SOI conference; 2003. p. 145–6.
5. A cost-effective low power platform for the 45nm technology node;Josse;IEDM Tech Digest,2006
Cited by
82 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献