Author:
Esmark K,Stadler W,Wendel M,Goßner H,Guggenmos X,Fichtner W
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference19 articles.
1. Voldmann S, Furkay S, Slinkman J. Three-dimensional transient electrothermal simulations of electrostatic discharge protection circuits. Proc EOS/ESD Symp, 1994. p. 246–57
2. Bock K, Keppens B, de Heyn V, Groeseneken G. Influence of gate length on ESD performance for deep sub-micron CMOS technology. Proc EOS/ESD Symp, 1999. p. 95–104
3. Amerasekera A, Chatterjee A, Chang M. Prediction of ESD robustness in a process using 2-D device simulations. IRPS, 1993. p. 161–6
4. Stricker A, Mettler S, Wolf H, Mergens M, Wilkening W, Gieser H, Fichtner W. Characterization and optimization of a bipolar ESD-device by measurements and simulations. Proc EOS/ESD Symp, 1998. p. 290–300
5. Amerasekera A, Duvvury C. ESD in silicon integrated circuits. New York: Wiley; 1995
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献