1. Voldman, S. and Gross, V., Scaling, optimization and design considerations for electrostatic discharge protection circuits in CMOS technology. In EOS/ESD Symp. Proc., 1993, pp. 251–260
2. Lin, D. et al., ESD sensitivity and VLSI technology trends. In EOS/ESD Symp. Proc., 1993, pp. 73–81
3. Amerasekera, A. and Duvvury, C., The impact of technology scaling on ESD robustness and protection circuit design. In EOS/ESD Symp. Proc., 1994, pp. 237–245
4. NMOS protection circuitry;Rountree;IEEE Trans. Electron Dev.,1985
5. Duvvury, C. and Rountree, R., Output ESD protection techniques for advanced CMOS processes. In EOS/ESD Symp. Proc., 1988, pp. 206–211