Low area/power decimal addition with carry-select correction and carry-select sum-digits-Reference-Cited by-同舟云学术

Low area/power decimal addition with carry-select correction and carry-select sum-digits

Published:2014-09 Issue:4 Volume:47 Page:443-451
ISSN:0167-9260
Container-title:Integration
language:en
Short-container-title:Integration

Author:

Dorrigiv Morteza^ORCID,Jaberipur Ghassem

Funder

IPM

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference58 articles.

1. Fingers or fists? (The choice of decimal or binary representation);Buchholz;Commun. ACM,1959

2. The IBM system/360 Model 91: floating-point execution unit;Anderson;IBM J. of Res. Dev.,1967

3. G. Bohlender, T. Teufel, A Decimal Floating-Point Processor for Optimal Arithmetic, in: Computer Arithmetic: Scientific Computation and Programming Languages, B.G. Teubner Stuttgart, pp. 31–58, 1987.

4. The electronic numerical integrator and computer (ENIAC);Goldstine;IEEE Ann. Hist. Comput.,1996

5. UNIVAC I Instruction Set;Gray;Unisys Hist. Newslett.,2001

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analysis and efficient implementation of IEEE-754 decimal floating point adders/subtractors in FPGAs for DPD and BID encoding;The Journal of Supercomputing;2023-12-06

2. Design of Area Efficient Unified Binary/Decimal Adder/Subtractor Using Triple Carry Based Prefix Adder;2022 8th International Conference on Advanced Computing and Communication Systems (ICACCS);2022-03-25

3. Impact of Radix-10 Redundant Digit Set [−6, 9] on Basic Decimal Arithmetic Operations;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2022-01

4. Decimal addition on FPGA based on a mixed BCD/excess-6 representation;Microprocessors and Microsystems;2017-11

5. An optimized reconfigurable architecture for hardware implementation of decimal arithmetic;Computers & Electrical Engineering;2017-10