1. Itrs: The international technology roadmap for semiconductors;Hoefflinger,2012
2. Intel, Microprocessor Quick Reference Guide, December 2012 http://www.intel.com/pressroom/kits/quickreffam.htm#XeonII
3. VLSI Physical Design—From Graph Partitioning to Timing Closure;Kahng,2011
4. Multilevel hypergraph partitioning;Karypis;IEEE Trans. Very Large Scale Integr. Syst.,1999
5. C.M. Fiduccia, R.M. Mattheyses, A linear time heuristic for improving network partitions, in: Proceedings of DAC, 1982, pp. 175–181.