1. D. Arumi, R. Rodriguez-Montanes, J. Figueras, Defective behaviors of resistive opens in interconnect line, in: Proceedings of IEEE-ETS, Tallinn, Estonia, 22–25 May 2005, pp. 28–33.
2. Analysis of on-chip inductance effects for distributed RLC interconnects;Banerjee;IEEE Trans. Comp. Aided Des. Integr. Circuits Syst.,2002
3. G. Chen, S. Reddy, I. Pomeranz, J. Rajaski, P. Engelke, B. Becker, An unified fault model and test generation procedure for interconnect opens and bridges, in: Proceedings of IEEE-ETS 2005, Tallinn, Estonia, 22–25 May, pp. 22–27.
4. M. Cuviello, S. Dey, X. Bai, Y. Zhao, Fault modeling and simulation for crosstalk in system-on-chip interconnects, in: Proceedings of ICCAD 1999, San Jose, CA, USA, 7–11 November, pp. 297–303.
5. A.K. Palit, W. Anheier, J. Schloeffel, Estimation of signal integrity loss through reduced order interconnect model, in: Proceedings IEEE-SPI 2003, Siena, Italy, pp. 163–166.