1. The Viterbi algorithm;Forney;Proc. IEEE,1973
2. M. Guo, M. Omair Ahmad, M. Swamy, C. Wang, A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation, in: Proceedings of the ISCAS’03, vol. 2, 25–28 May 2003, pp. 276–279.
3. X. Qin, M. Zhu, Z. Wei, D. Chao, An adaptive Viterbi decoder based on FPGA dynamic reconfiguration technology, in: Proceedings of ICFPT’04, 2004, pp. 315–318.
4. FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder;Guo;IEEE Trans. Circuits Syst. I,2005
5. A reconfigurable, power-efficient adaptive Viterbi decoder;Tessier;IEEE Trans. VLSI Syst.,2005