1. Block-level designs of die-to-wafer bonded 3D ICs and their design quality tradeoffs;Athikulwongse;Proceedings ASP-DAC,2013
2. Interconnects in the third dimension: design challenges for 3D ICs;Bernstein;Proceedings DAC.,2007
3. CELONCEL: effective design technique for 3-D monolithic integration targeting high performance integrated circuits;Bobba;Proceedings ASP-DAC,2011
4. W.-T. J. Chan, Y. Du, A.B. Kahng, S. Nath, K. Samadi, 3DIC Benefit Estimation and Implementation Guidance from 2DIC Implementation, Proceedings DAC, pp. 1–6.
5. Power benefit study of monolithic 3D IC at the 7nm technology node;Chang;Proceedings ISLPED,2015