1. International Technology Roadmap for Semiconductors, 〈www.itrs.net〉, 2007.
2. S. Narendra, Leakage issues in IC design: trends, estimation, and avoidance, in: ACM/IEEE International Conference on Computer-Aided Design, 2003 (full-day tutorial).
3. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, V. De, Parameter variation and impact on circuit and micro-architecture, in: ACM/IEEE Design Automation Conference, 2003, pp. 338–342.
4. R.M. Rao, K. Agarwal, A. Devgan, K. Nowka, D. Sylvester, R. Brown, Parametric yield analysis and constrained-based supply voltage optimization, in: ACM/IEEE International Symposium on Quality Electronic Design, 2005, pp. 284–290.
5. D. Burnett, K. Erington, C. Subramanian, K. Baker, Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits, in: IEEE Symposium on VLSI Technology, 1994, pp. 15–16.