Author:
Zhao Wei,Yao Hailong,Cai Yici,Sinha Subarna,Chiang Charles
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference31 articles.
1. International Technology Roadmap for Semiconductors, Lithography Chapter, 2009 [Online]. Available from: 〈http://public.itrs.net/〉.
2. Layout decomposition approaches for double patterning lithography;Kahng;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010
3. A.B. Kahng, C.-H. Park, X. Xu, H. Yao, Layout decomposition for double patterning lithography, in: Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2008, pp. 465–472.
4. A.B. Kahng, C.-H. Park, X. Xu, H. Yao, Revisiting the layout decomposition problem for double patterning lithography, in: Proceedings of the BACUS Symposium on Photomask Technology and Management, 2008, pp. 71220N-1.
5. K. Yuan, J.-S. Yang, D.Z. Pan, Double patterning layout decomposition for simultaneous conflict and stitch minimization, in: Proceedings of the International Symposium on Physical Design, 2009, pp. 107–114.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献