Author:
Navi Keivan,Sajedi Horialsadat Hossein,Mirzaee Reza Faghih,Moaiyeri Mohammad Hossein,Jalali Ali,Kavehei Omid
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference23 articles.
1. A review of 0.18μm Full Adder performances for tree structured arithmetic circuits;Chang;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2005
2. A novel low power high speed 14 transistor CMOS full adder cell with 50% improvement in threshold loss problem;Vigneswaran;Processing of World Academy of Science, Engineering and Technology,2006
3. F. Moradi, D.T. Wisland, H. Mahmoodi, S. Aunet, T.V. Cao, A. Peiravi, Ultra low power full adder topologies, in: Proceedings of the IEEE International Symposium on Circuits and Systems, May 2009, pp. 3158–3161.
4. Performance analysis of low-power 1-bit CMOS Full Adder cells;Shams;IEEE Transactions on VLSI Systems,2002
5. M. Rouholamini, O. Kavehei, A. Mirbaha, S. Jasbi, K. Navi, A new design for 7:2 compressors, in: Proceedings of the ACS/IEEE International Conference on Computer Systems and Applications, AICCSA, 2007.
Cited by
26 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献