1. An improved layout verification algorithm (LAVA);Abadir;Proc. Eur. Des. Automation Conf.,1990
2. Automatic partitioning and dynamic mixed-mode simulation;Thatcher;Proc. IEEE Custom Integrated Circuits Conf.,1992
3. A novel graph algorithm for circuit recognition;Huang;Proc. IEEE Int. Symp. Circuits Systems,1995
4. Extraction of a high-level structural representation from circuit description with applications to DFT/BIST;Parulkar;Proc. IEEE/ACM Des. Automation Conf.,1994
5. Automated equivalence checking of switch level circuits;Jolly;Proc. IEEE/ACM Des. Automation Conf.,2002