1. M. S. Abadir and J. Ferguson, “An improved layout verification algorithm (LAVA),” in Proc. European Design Automation Conference (EDAC) (Glasgow, UK, 1990), IEEE, pp. 391–395.
2. Logic Gate Recognition in Guardian LVS—Silvaco. Available at http://www.silvaco.com/content/appNotes/iccad/2-003_LogicGates.pdf (Accessed January 4, 2019).
3. S. Kundu, “GateMaker: A transistor to gate level model extractor for simulation, automatic test pattern generation and verification,” in Proc. International Test Conference1998 (Washington, DC, USA), IEEE, pp. 372–381.
4. V. D. Hunt, Reengineering: Leveraging the Power of Integrated Product Development (Wiley, Hoboken, 1993).
5. D. Conte, P. Foggia, C. Sansone, and M. Vento, “Thirty years of graph matching in pattern recognition,” Int. J. Pattern Recogn. Artif. Intell. 18 (3), pp. 265–298 (2004).