Author:
Jo Manhwee,Lee Dongwook,Han Kyuseung,Choi Kiyoung
Funder
National Research Foundation of Korea (NRF)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference34 articles.
1. P. Raghavan, A. Lambrechts, M. Jayapala, F. Catthoor, D. Verkest, H. Corporaal, Very wide register: an asymmetric register file organization for low power embedded processors, in: Proceedings of the 10th Design Automation and Test in Europe Conference, May 2007, pp. 1066–1071.
2. Y. Kim, M. Kiemb, C. Park, J. Jung, K. Choi, Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization, in: Proceedings of the 8th Design Automation and Test in Europe Conference, March 2005, pp. 12–17.
3. W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Badd, V. Sarkar, S. Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, in: Proceedings of the 8th International Conference Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), October 1998, pp. 46–57.
4. R. Hartenstein, M. Herz, Th. Hoffmann, U. Nageldinger, KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures, in: Proceedings of the 5th Asia and South Pacific Design Automation Conference, January 2000, pp. 163–168.
5. J. Becker, T. Pionteck, C. Habermann, M. Glesner, Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture, in: Proceedings of the IEEE Computer Society Workshop on VLSI, April 2001, p. 41.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献