1. Fat-tree encoder design for ultrahigh speed flash analog to digital converters;Lee;I proc IEEE Mid-west Symp. Circuits Syst,2002
2. An Encoder for a 5GS/s 4bit flash A/D converter in 0.18um CMOS;Sheikhaei;Canadian Conference on Electrical and Computer Engineering,2005
3. Jan M Rabaey, Anantha Chandrakasan, Borivoje Nikolic, “Digital Integrated Circuits, a design perspective”, second edition, Prentice Hall 2011.
4. Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs;Vudadha;25 th IEEE International conference on VLSI Design,2012
5. A study of digital decoders in flash analog-to-digital converters;Sall Erik;Proc. of International symposium on Circuits and systems,2004