Author:
Sanjay Kumar S.,Goel Vidushi,Prasad Deepak,Nath Vijay
Reference24 articles.
1. Njinowa M, Siadjine M, Bui H, Boye F (2013) Design of low power 4 Bit flash ADC based on standard cells. In: IEEE 11th international new circuits and systems conference. France
2. Prasad D, Nath V (2018) Design of CMOS integrator circuit for sigma delta ADC for aerospace application. In: Industry interactive innovations in science, engineering and technology. India, pp 377–383
3. Mashhadi SB, Lotfi R (2014) Analysis and design of a low-voltage low-power double-tail comparator. In: IEEE transactions on very large scale integration (VLSI) systems, pp 343–352
4. Chandra KS, Kumar VGR (2015) Low power and high speed 4-bit flash analog to digital converter using dynamic latch comparator technique. Int J Adv Res Electr Electron 4:6881–6886
5. Velagaleti S (2009) A novel high speed dynamic comparator with low power dissipation and low offset. M-tech thesis, NIT Rourkela, India