A two-dimensional (2D) analytical subthreshold swing and transconductance model of underlap dual-material double-gate (DMDG) MOSFET for analog/RF applications-Reference-Cited by-同舟云学术

A two-dimensional (2D) analytical subthreshold swing and transconductance model of underlap dual-material double-gate (DMDG) MOSFET for analog/RF applications

Published:2016-12 Issue: Volume:100 Page:274-289
ISSN:0749-6036
Container-title:Superlattices and Microstructures
language:en
Short-container-title:Superlattices and Microstructures

Author:

Narendar Vadthiya,Rai Saurabh,Tiwari Siddharth^ORCID,Mishra R.A.

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,General Materials Science

Reference35 articles.

1. Generalized scale length for two-dimensional effects in MOSFETs;Frank;IEEE Electron Device Lett.,1998

2. Scaling the Si MOSFET: from bulk to SOI to bulk;Yan;IEEE Trans. Electron Devices,1992

3. Analysis of current-voltage characteristics of fully depleted SOI MOSFETs;Yang;Solid-State Electron,1993

4. Beyond the conventional transistor;Wong;IBM J. Res. Dev.,2002

5. International Technology Roadmap for Semiconductors,2011

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Temperature Analysis of DMGC CGAA FET for Future Deep Space and Military Applications: An Insight into Analog/RF/Self-Heating/Linearity;ECS Journal of Solid State Science and Technology;2023-08-01

2. Performance Analysis of Dual Material Graded Channel Cylindrical Gate All Around (DMGC CGAA) FET with Source/Drain Underlap;2022 IEEE International Symposium on Smart Electronic Systems (iSES);2022-12

3. Design and Optimization of Dual Material Gate Junctionless FinFET Using Dimensional Effect, Gate Oxide and Workfunction Engineering at 7 nm Technology Node;Silicon;2022-03-01

4. Performance Investigation of Short Channel Impacts and Analog/RF Figure of Merits (FOMs) of SOI-FinFET;Micro-Electronics and Telecommunication Engineering;2022

5. Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes;Microelectronics Journal;2021-10