Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes
-
Published:2021-10
Issue:
Volume:116
Page:105214
-
ISSN:0026-2692
-
Container-title:Microelectronics Journal
-
language:en
-
Short-container-title:Microelectronics Journal
Author:
Sreenivasulu V. BharathORCID,
Narendar Vadthiya
Subject
General Engineering
Cited by
48 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献