1. T. Letavic, J. Petruzzello, M. Simpson, J. Curcio, S. Mukherjee, J. Davidson, S. Peake, C. Rogers, P. Rutter, M. Warwick, R. Grover, Lateral smart-discrete process and devices based on thin-layer silicon-on-insulator, in: Proc. ISPSD, 2001, pp. 407–410.
2. P. Wessels, M. Swanenberg, J. Claes, E.R. Ooms, Advanced 100V, 0.13gm BCD process for next generation automotive applications, in: Proc. ISPSD, 2006, pp. 1–4.
3. Analysis of back-gate effect on breakdown behaviour of over 600V SOI LDMOS transistors;Qiao;Electron. Lett.,2007
4. Analytical modelling for the RESURF effect in JI and SOI power devices;Popescu;IEE Circ. Dev. Syst.,2002
5. T. Nitta, S. Yanagi, T. Miyajima, K. Furuya, Y. Otsu, H. Onoda, K. Hatasako, Wide voltage power device implementation in 0.25μm SOI BiC-DMOS, in: Proc. ISPSD, 2006, pp. 1–4.