1. Damascene copper electroplating for chip interconnections;Andricacos;IBM J. Res. Dev.,1998
2. Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes;Gbondo-Tugbawa,2002
3. Circuit design challenges at the 14nm technology node;Warnock,2011
4. Nano-scale scratching in chemical-mechanical polishing;Saka;CIRP annals,2008
5. Effects of BEOL copper CMP process on TDDB for direct polishing ultra-low k dielectric cu interconnects at 28nm technology node and beyond;Hsieh,2013