1. 15nm-diameter 3D stacked nanowires with independent gates operation;Dupré;FET San Franc.,2008
2. S. Bangsaruntip, G.M. Cohen, A. Majumdar, Y. Zhang, S.U. Engelmann, N.C.M. Fuller, L.M. Gignac, S. Mittal, J.S. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M.M. Frank, J.W. Sleight, High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling, in: IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, 2009, pp. 1–4.
3. A V-Y thean gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates;Mertens;VLSI Technol.,2016
4. A. Hikavyy, I. Zyulkov, R. Loo, An investigation of disilane – digermane precursors combination for low temperature SiGe epitaxy abstract book, in: The 9th International Conference on Silicon Epitaxy and Heterostructures (ICSI-9), 2015, p. 209
5. Selective epitaxial growth of germanium on Si wafers with shallow trench isolation: an approach for Ge virtual substrates;Wang;ECS Trans.,2008