Author:
Shin Dongjoo,Kim Kwangsu,Ahn Youngki,Kim Taesung
Subject
Mechanical Engineering,Mechanics of Materials,Condensed Matter Physics,General Materials Science
Reference20 articles.
1. High-/spl kappa//metal-gate stack and its MOSFET characteristics;Chau;IEEE Electron. Device Lett.,2004
2. K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, and R. Chau. A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. in 2007 IEEE International Electron Devices Meeting. 2007.
3. Characterization and removal of polysilicon residue during wet etching;Ko;Microelectron. Eng.,2016
4. Dummy poly silicon gate removal by wet chemical etching;Young;ECS Transactions,2011
5. Dummy poly gate removal scheme at FinFET;Ji;ECS Transactions,2017
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献