1. Nano-CMOS gate dielectric engineering;Wong,2012
2. On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors;Wong;Microelectron Eng,2006
3. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging;Mistry,2007
4. High performance and highly uniform gate-all-around silicon nanowire;Bangsaruntip,2009
5. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors;Auth,2012