1. Iron gettering mechanisms in silicon
2. E.D. Grann, A. Huber, J. Grabmeier, R. Hoelzl, R. Wahlich, Silicon substrate related gate oxide integrity at different oxide thicknesses, ASTM Committee F-1 on Electronics, Conference on Gate Dielectric Integrity, Material, Process, and Tool Qualification, 25 January 1999, San Jose Hyatt, San Jose, CA.
3. Thermal stability of copper silicide passivation layers in copper-based multilevel interconnects
4. Metal Impurities in Silicon-Device Fabrication;Graff,1995
5. R. Hoelzl, D. Huber, L. Fabry, K.-J. Range, J. Electrochem. Soc. 146 (1999) 2245.