1. Three-dimensional place and route for FPGAs;Ababei;IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems,2006
2. Chips go vertical [3D IC interconnection];Baliga;Spectrum, IEEE,2004
3. Through-silicon via and die stacking technologies for microsystems-integration;Beyne,2008
4. The road to 3D EDA tool readiness;Chiang,2009
5. Demystifying 3D ICs: The pros and cons of going vertical;Davis;IEEE Design and Test of Computers,2005