Author:
Lee Jang-Soo,Hong Won-Kee,Kim Shin-Dug
Subject
Hardware and Architecture,Software
Reference22 articles.
1. A. Sausbury, F. Pong, A. Nowatzyk, Missing the memory wall: the case for processor/memory integration, in: Proceedings of the 23rd International Symposium on Computer Architecture, June 1996, pp. 90–101
2. D. Burger, J.R. Goodman, A. Kagi, Memory bandwidth limitations of future microprocessors, in: Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996, pp. 79–90
3. J. Hennesey, D. Patterson, Computer architecture: a quantitative approach, second ed., Morgan Kanfman, San Francisco, 1996, pp. 6–7
4. A universal algorithm for sequential data compression;Ziv;IEEE Trans. Inform. Theory,1997
5. E.A. Kusse, A.J. Isles, On the fly cache compression and decompression, http://infopad.eecs.berkeley.edu/ ekusse/, CS 252 Project, UC Berkeley, 1996
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Enterprise-Class Cache Compression Design;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02
2. Understanding Cache Compression;ACM Transactions on Architecture and Code Optimization;2021-06
3. Could Compression Be of General Use? Evaluating Memory Compression across Domains;ACM Transactions on Architecture and Code Optimization;2017-12-20
4. Dual Dictionary Compression for the Last Level Cache;2017 IEEE International Conference on Computer Design (ICCD);2017-11
5. HoPE;ACM Transactions on Design Automation of Electronic Systems;2017-05-31