1. C. Contiero et al., Smart power approaches VLSI complexity, ISPSD, 1998, pp. 11–16.
2. C. Contiero et al., Characteristics and applications of a 0.6μm bipolar-CMOS-DMOS technology combining VLSI non-volatile memories, IEDM, 1996, pp. 465–468.
3. J. Smith et al., A 0.7μm linear BiCMOS/DMOS technology for mixed-signal/power applications, BCTM, 1997, pp. 155–157.
4. C. Tsai et al., 16 to 60V rated LDMOS show advanced performance in an 0.72μm evolution BiCMOS power technology, IEDM, 1997, pp. 367–370.
5. V. Parthasarathy et al., A 0.35μm CMOS based smart power technology for 7V–50V applications, ISPSD, 2000, pp. 317–320.