1. K. Kotani, T. Shibata, M. Imai, T. Ohmi, Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment, ISSCC Digest of Technical Papers, 1995, pp. 320–321.
2. P. Celinski, S. Al-Sarawi, D. Abbott, A delay model for neuron-CMOS and capacitive threshold logic, Proceedings of the Seventh IEEE International Conference on Electronics, Circuits and Systems, Lebanon, December 2000, pp. 932–935.
3. H. Huang, T. Wang, CMOS capacitor coupling logic (C3L) circuits, Proceedings of IEEE Asia Pacific Conference on ASIC, 2000, pp. 33–36.
4. Low-power CMOS threshold-logic gate;Avedillo;IEE Electronics Letters,1995
5. Low power, high speed, charge recycling CMOS threshold logic gate;Celinski;IEE Electronics Letters,2001