Author:
VijeyaKumar K. N.,Lakshmanan M.,Sakthisudhan K.,Saravanakumar N.,Mythili R.,KamatchiKannan V.
Publisher
Springer Nature Singapore
Reference10 articles.
1. D.K. Pradhan, Fault-tolerant carry-save adders. IEEE Trans. Comput. 21(11), 1320–1322 (1974)
2. H.E.W. Neil, K. Eshraghian, Principles of CMOS VLSI Design: a Systems Perspective (Addison-Wesley, 1985)
3. R. Datta, J.A. Abraham, R. Montoye, W. Belluomini, H. Ngo, C. McDowell, A low latency and low power dynamic carry save adder. IEEE Int. Symp. Circ. Syst. 2, II477–II480 (2004)
4. R. Mahalakshmi, T. Sasilatha, A power efficient carry save adder and modified carry save adder using CMOS technology, in IEEE International Conference on Computational Intelligence and Computing Research (2013)
5. R.A. Javali, R.J. Nayak, A.M. Mhetar, M.C. Lakkannavar, Design of high speed carry save adder using carry lookahead adder, in IEEE International Conference on Circuits, Communication, Control and Computing, pp. 33–36 (2014)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. VLSI Implementation of Accuracy Configurable Radix-4 Adder for Digital Image Processing Applications;2022 1st IEEE International Conference on Industrial Electronics: Developments & Applications (ICIDeA);2022-10-15
2. Implementation of a Low-power N-bit Hybrid Carry Select Adder with Sum-Carry Selection;2022 IEEE International Conference on Data Science and Information System (ICDSIS);2022-07-29