High-speed and energy efficient carry select adder (CSLA) dominated by carry generation logic-Reference-Cited by-同舟云学术

High-speed and energy efficient carry select adder (CSLA) dominated by carry generation logic

Author:

Nam Minho^ORCID,Choi Yeonhun,Cho Kyoungrok

Funder

National Research Foundation of Korea

Korean Government

Publisher

Elsevier BV

Subject

General Engineering

Reference23 articles.

1. Principles of CMOS VLSI Design: a Systems Perspective;Neil,1985

2. Fault-tolerant carry-save adders;Pradhan;IEEE Trans. Comput.,1974

3. A low latency and low power dynamic carry save adder;Datta,2004

4. A power efficient carry save adder and modified carry save adder using cmos technology;Mahalakshmi,2013

5. Design of high speed carry save adder using carry lookahead adder;Javali,2014

Cited by 18 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Implementation of BIST logic for High Speed and Energy Efficient Carry Select Adder(CSLA);2024 Third International Conference on Smart Technologies and Systems for Next Generation Computing (ICSTSN);2024-07-18

3. High Speed Fault Tolerant Approximate Adder for Low Power Application;2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2024-05-17

5. Design of Power and Delay Efficient Fault Tolerant Adder;2023 Third International Conference on Artificial Intelligence and Smart Energy (ICAIS);2023-02-02