1. Sub-50 nm gate length n-MOSFETs with 10 nm phosphorous source and drain junctions;Ono;IEDM Tech. Dig.,1993
2. Design of ion-implanted MOSFET's with very small physical dimensions;Dennard;IEEE J. Solid-State Circuits,1974
3. A new scaling methodology for the 0.1-00.025 μm MOSFET;Fiegna,1993
4. Scaling the MOS transistor below 0.1 μAm: methodology, device structures, and technology requirements;Fiegna;IEEE Trans. Electron Devices,1994
5. Deep-submicrometer MOS device fabrication using a photoresist-ashing technique;Chung;IEEE Electron Device Lett.,1988