Author:
Iwai Hiroshi,Natori Kenji,Shiraishi Kenji,Iwata Jun-ichi,Oshiyama Atsushi,Yamada Keisaku,Ohmori Kenji,Kakushima Kuniyuki,Ahmet Parhat
Abstract
Although limits of down-scaling of Si-CMOS FETs have been argued for many years, the down-scaling is the most realistic and effective way for the moment to decrease power consumption, increase performance, and also decrease the cost for massproduced integrated circuits, and thus, the CMOS down-scaling competition has heated-up among major semiconductor companies and their alliances. Because of its nature of effectively suppressing the off leakage current with gate around configuration, the Si nanowire FET has been thought be the ultimate structure for ultrasmall CMOS devices towards their downsizing limit. Recently, several experimental data of Si nanowire FETs with very high oncurrent much larger than that of planar MOSFETs have been published. Thus, Si nanowire FETs are now drawing attention as the most promising candidate for the mainstream CMOS devices in 2020s. In this paper, recent research status of Si nanowire FETs in experimental and theoretical works are described.
Publisher
The Electrochemical Society
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献