Author:
Kazeminia Sarang,Shahsavar Amir Laal
Subject
Electrical and Electronic Engineering
Reference31 articles.
1. A new Approach for 10-bit Pipeline analog-to-digital converter Design based on 0.18μm CMOS Technology;Rezapour;AEU-Int J Electron Commun,2019
2. A 5-bit 1.8 GS/s ADC-Based Receiver with Two-Tap Low-Overhead Embedded DFE in 130-nm CMOS;Mahmoudi;AEU – Int J Electron Commun,2018
3. A high accuracy current charge-pump based MDAC for pipelined ADCs;Firouzkouhi;AEU-Int J Electron Commun,2019
4. A broadband DC-coupling 16 GS/s sample-and-hold amplifier in 0.13μm SiGe BiCMOS process;Ding;AEU – Int J Electron Commun,2019
5. Tantawy R. et al. A high linearity, 2.8 GS/s, 10-bit accurate, sample and hold amplifier in 130 nm SiGe BiCMOS. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, 2018, p. 1–4.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献