1. Design challenges of technology scaling;Borkar;IEEE Micro,1999
2. Limits to binary logic switch scaling-A Gedanken model;Zhirnov;Proc. IEEE,2003
3. Use of negative capacitance to provide voltage amplification for low power nanoscale devices;Salahuddin;Nano Lett.,2008
4. “Can the subthreshold swing in a classical FET be lowered below 60 mV/decade?”;Salahuddin,2008
5. Metal-Ferroelectric-Meta-Oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplification;Rusu,2010