Author:
Sayil Selahattin,Akkur Abhishek B.,Gaspard Nelson
Reference19 articles.
1. International Technology Roadmap for Semiconductors, 2007 Edition, 2006 Update.
2. Critical charge and SET pulse widths for combinational logic in commercial 90nm CMOS technology;Naseer;ACM GLSVLSI,2007
3. S. Mitra, T. Karnik, N. Seifert, M. Zhang, Logic soft errors in sub-65nm technologies design and CAD challenges, in: Proceedings of the DAC June 2005, pp. 2–3.
4. Q. Zhou, K. Mohanram, Transistor Sizing for Radiation Hardening, IEEE Fourty Second Annual International Reliability Physics Symposium Phoenix, AZ, 2004.
5. M.R. Choudhury, Q. Zhou, K. Mohanram, Design optimization for Single-Event upset robustness using simultaneous dual-VDD and sizing techniques, ACM ICCAD, November 2006, pp. 204–209.
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献