Author:
Navarro-Botello Victor,Montiel-Nelson Juan A.,Nooshabadi Saeid
Reference18 articles.
1. Digital Integrated Circuits: A Design Perspective -2e;Rabaey,2002
2. High-performance microprocessor design;Gronowski;IEEE J. Solid-State Circuits,1998
3. Low-power logic styles: CMOS versus pass-transistor logic;Zimmerman;IEEE J. Solid-State Circuits,1997
4. S. Mathew, M. Anders, R. Krishnamurthy, S. Borkar, A 4GHz 130nm address generation unit with 32-bit sparse-tree adder core, Proceedings of IEEE VLSI Circuits Symposium, Honolulu, June 2002, pp. 126–127.
5. A 4GHz 130nm address generation unit with 32-bit sparse-tree adder core;Mathew;IEEE J. Solid-State Circuits,2003
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献