1. Low power multipliers based on new hybrid full adders
2. Adiseno, H. M., & Olsson, H. (2003). A 1.8-V Wide-Band CMOS LNA for Multiband Multistandard Front-End Receiver. Radio Electronics-LECS/IMIT, Royal Institute of Technology (KTH). Retrieved from Sweden.www.imec.be/esscirc/essderc-esscirc-2003/papers/all/292.pdf
3. Analysis and Comparison on Full Adder Block in Submicron Technology. IEEE Transaction on Very Large Scale Integration (VLSI);M.Alioto;Systems,2002
4. Anis, Mahmoud, & Elmasry. (2002). Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique. DAC 2002, New Orleans, LA.
5. Adder methodology and design using probabilistic multiple carry estimates