Author:
Del Barrio Alberto A.,Memik Seda Ogrenci,Molina María C.,Mendías José M.,Hermida Román
Funder
Spanish Government Research
2009 UCM-Santander Bank Distinguished Visitors Program
National Science Foundation
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference31 articles.
1. High-Level Synthesis. From Algorithm to Digital Circuit;Coussy,2008
2. Low-Power High-Level Synthesis for Nanoscale CMOS Circuits;Mohanty,2008
3. V. Kursun, E.G. Friedman, Low swing dual threshold voltage domino logic, in: Proceedings of the 12th ACM Great Lakes Symposium on VLSI, 2002, pp. 47–52.
4. A. Keshavarzi, S. Narendra, S. Borkar, C. Hawkins, K. Roy, V. De, Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's, in: Proceedings of the 1999 International Symposium on Low Power Electronics and Design, 1999, pp. 252–254.
5. K.-C. Kuo, C-W. Chou. Low power multiplier with bypassing and tree structure, in: Proceedings of the 2006 IEEE Asia Pacific Conference on Circuits and Systems, 2006, pp. 602–605.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献