Reference32 articles.
1. Local bit-line SRAM architecture with data-aware power-gating write assist;Oh;IEEE Trans. Circuits Syst. II,2023
2. A 14 nm FinFET 128 Mb SRAM with Vmin enhancement techniques for low-power applications;Song;IEEE J. Solid-State Circuits,2015
3. Energy-efficient radiation hardened SRAM cell for low voltage terrestrial applications;Prasad;Microelectron. J.,2022
4. A 1.2 v, highly reliable RHBD 10T SRAM cell for aerospace application;Dohar;IEEE Trans. Electron Devices,2021
5. A. Yan, Y. Hu, J. Song, X. Wen, Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications, in: Proc. 2019 Design, Automation & Test in Europe Conference & Exhibition, DATE, Florence, Italy, 2019, pp. 1679–1684.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献