Optimization design of high-speed data acquisition system based on DMA double cache mechanism-Reference-Cited by-同舟云学术

Optimization design of high-speed data acquisition system based on DMA double cache mechanism

Published:2022-11 Issue: Volume:129 Page:105577
ISSN:0026-2692
Container-title:Microelectronics Journal
language:en
Short-container-title:Microelectronics Journal

Author:

Zhou Weina^ORCID,Yang Shuang

Funder

National Natural Science Foundation of China

Fudan University State Key Laboratory of ASIC and System

Publisher

Elsevier BV

Subject

General Engineering

Reference26 articles.

1. Design of pcie-gigabit ethernet high-speed data interaction system based on fpga[C]//2021 Asia-Pacific Conference on Communications Technology and Computer Science (ACCTCS);Lanxu,2021

2. PCIE interface design for high-speed image storage system based on SSD[C]//XX International Symposium on High-Power Laser Systems and Applications 2014;Wang;SPIE,2015

3. High speed FPGA-based data acquisition system [J];Khedkar;Microprocess. Microsyst.,2017

4. A generic high bandwidth data acquisition card for physics experiments [J];Chen;IEEE Trans. Instrum. Meas.,2019

5. The PCIe-based readout system for the LHCb experiment [J];Cachemiche;J. Instrum.,2016

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A high performance NVMe host logic engine based on dynamically configurable queues and co-design of NVMe and PCIe;IEICE Electronics Express;2024-04-10

2. A high performance NVMe host logic engine based on dynamically configurable queues and co-design of NVMe and PCIe;IEICE ELECTRON EXPR;2024

3. A secure SoC architecture design with dual DMA controllers;AIP Advances;2024-02-01

4. Design of Multifunctional Shock Wave Overpressure Acquisition System;2023 IEEE International Conferences on Internet of Things (iThings) and IEEE Green Computing & Communications (GreenCom) and IEEE Cyber, Physical & Social Computing (CPSCom) and IEEE Smart Data (SmartData) and IEEE Congress on Cybermatics (Cybermatics);2023-12-17

5. DMA controller design based on SHA-1 dual channel improvement algorithm;AIP Advances;2023-11-01