Author:
Min Byungho,Lee Keytaek,Palermo Samuel
Reference12 articles.
1. A 6.25Gb/s binary transceiver in 0.13um CMOS for serial data transmission across high loss legacy backplane channels;Payne;IEEE J. Solid-State Circuits,2005
2. Equalization and clock recovery for a 2.5–10Gb/s 2-PAM/4-PAM backplane transceiver cell;Zerbe;IEEE J. Solid-State Circuits,2003
3. B. Casper et al., A 20Gb/s forwarded clock transceiver in 90nm CMOS, in: Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February, 2006, 263–272.
4. Modeling and analysis of high-speed I/O links;Balamurugan;IEEE Trans. Adv. Packag.,2009
5. Stateye, Available from: 〈http://stateye.org〉.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献